

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings of claims in the application:

Listing of Claims:

1. (currently amended) A cache directory configuration method for maintaining coherence between a plurality of caches, wherein each cache comprises a copy of a section of said main memory, said method comprising:

storing copies of address tags stored in said plurality of caches in a cache directory which has at least one entry each including a plurality of bits, wherein the bits of each entry in said cache directory is are divided into a plurality of parts; and

processing a plurality of search requests concurrently using said plurality of parts.

2. (original) The cache directory configuration method of claim 1 further comprising:

partitioning a search address tag associated with said search request into a plurality of sections;

responsive to said search request, determining if a first section of said plurality of sections matches an entry in a first part of said plurality of parts; and

when no match is indicated for any entry in said first part, returning a result.

3. (original) The cache directory configuration method of claim 2, further comprising:

when a match is indicated for any entry in said first part, determining if a second section of said plurality of sections matches an entry in a second part of said plurality of parts.

4. (original) The cache directory configuration method of claim 1 wherein: each entry in said cache directory is divided up into a plurality of entry groups; and

each entry group can be operated on independently.

5. (original) The cache directory configuration method of claim 1 wherein the plurality of parts comprises a first sub directory having even bits of each entry in the cache directory and a second sub directory having odd bits of each entry in the cache directory.

6. (original) The cache directory configuration method of claim 1 further comprising:

A, responsive to a search request of said plurality of search requests, determining if said search request matches any entry in a part of said plurality of parts; and
when a match is indicated, returning a result.

7. (currently amended) An information processing device comprising:
a plurality of processing devices, each of said plurality of processing devices comprising a cache storage module storing a copy of a section of a main storage device;
the main storage device shared by said plurality of processing devices and formed as a plurality of banks, wherein said banks having different address spaces and capable of operating in parallel; and

a coherence control device comprising a cache directory for providing coherence between a cache storage module and said main storage device, said cache directory storing copies of address tags associated with said cache storage module, each copy of address tag including a plurality of bits, the bits of each copy of address tag of said cache directory being divided into a plurality of units capable of operating in parallel, and said coherence control device processing a plurality of search requests concurrently using said plurality of units.

8. (currently amended) A method for searching a cache directory comprising a plurality of address tags each having a plurality of bits, said address tags copied from a cache of a plurality of caches in a system with a plurality of processors, said plurality of processors sharing a main memory, wherein each cache is associated with a processor, said method comprising:

receiving a search request address tag having a plurality of bits;
partitioning the bits of said search request address tag into a first plurality of sections;

partitioning the bits of each address tag of said plurality of address tags into a second plurality of sections;

comparing for each address tag, a first section of said first plurality of sections with a first section of said second plurality of sections; and

returning a result when said comparing indicates no match for any address tag of said plurality of address tags.

9. (currently amended) The method of claim 7 8, wherein when said comparing indicates a match for any address tag of said plurality of address tags, further comparing for each address tag, a second section of said first plurality of sections with a second section of said second plurality of sections.

10. (currently amended) A method for searching a cache directory used to maintain coherence between a cache and a main memory, comprising a plurality of memory banks, in a multi-processor system, the cache directory, comprising a plurality of sections each having a plurality of bits, the method comprising:

receiving a write request address by the cache directory to the main memory from another processor;

determining from the write request address a memory bank of the plurality of memory banks;

selecting a section of the plurality of sections associated with the memory bank, wherein the bits of each section in said cache directory are divided into a plurality of parts; and

searching the section for the write request address using the plurality of parts.

11. (original) The method of claim 10 wherein the determining includes using a bit of the write request address.

12. (original) The method of claim 10 wherein the section comprises every other entry in the cache directory.

13. (currently amended) A system for searching a cache directory used to maintain coherence between a cache and a main memory, comprising a plurality of memory banks, in a multi-processor system, the cache directory, comprising a plurality of sub-directories,

each subdirectory associated with a memory bank of the plurality of memory banks, the system comprising:

an input module for receiving a plurality of requests to the cache directory;

A) a crossbar switch for coupling the input module with the plurality of sub-directories, each subdirectory including at least one entry having a plurality of bits, wherein the bits of each entry are divided into a plurality of parts; and

a control module for routing a first request of the plurality of requests to a first subdirectory of the plurality of sub-directories and a second request of the plurality of requests to a second subdirectory of the plurality of sub-directories for concurrent searching of the first and second subdirectories using the plurality of parts, when the first and second requests address different memory banks of the plurality of memory banks.

14. (currently amended) A method for searching a cache directory used in maintaining coherence among caches in a multiprocessor system, the cache directory having at least one entry each including a plurality of bits, the method comprising:

partitioning the bits of each entry in the cache directory into a plurality of parts, wherein each part of the plurality of parts is searched concurrently with another part of the plurality of parts;

partitioning a plurality of requests to the cache directory into a plurality of sub-requests, wherein each sub-request corresponds to a part of the plurality of parts; and

searching in parallel, each part using an associated sub-request.

15. (currently amended) The method of claim 14 wherein each part is associated with a memory bank of the multiprocessor system.

16. (original) The method of claim 14 wherein a sub-request of the plurality of sub-requests comprises the even bits of the request.

17. (original) The method of claim 14 wherein a part of the plurality of parts has entries which are an odd entries in the cache directory.

18. (currently amended) A cache directory configuration system for maintaining coherence between a plurality of caches, wherein each cache comprises a copy of a section of said main memory, said system comprising:

a cache directory, comprising copies of address tags stored in said plurality of caches, each copy of address tag having a plurality of bits, wherein the bits of each copy of address tag in said cache directory is are divided into a plurality of parts; and

A1 a plurality of units for processing a plurality of search requests concurrently using said plurality of parts.

19. (original) The cache directory configuration system of claim 18 further comprising:

a selector module for partitioning a search address tag associated with said search request into a plurality of sections; and

a first comparison module, responsive to said search request, for determining if a first section of said plurality of sections matches an entry in a first part of said plurality of parts and when no match is indicated for any entry in said first part, returning a result.

20. (original) The cache directory configuration system of claim 19, further comprising:

when a match is indicated for any entry in said first part, a second comparison module for determining if a second section of said plurality of sections matches an entry in a second part of said plurality of parts.

21. (original) The cache directory configuration system of claim 18 wherein: each entry in said cache directory is divided up into a plurality of entry groups; and

each entry group can be operated on independently.

22. (original) The cache directory configuration system of claim 18 wherein the plurality of parts comprises a first sub directory having even bits of each entry in the cache directory and a second sub directory having odd bits of each entry in the cache directory.

23. (original) The cache directory configuration system of claim 18 further comprising:

a comparison module, responsive to a search request of said plurality of search requests, for determining if said search request matches any entry in a part of said plurality of parts, and when a match is indicated, returning a result.

A) 24. (currently amended) A system for searching a cache directory used to maintain coherence between a cache and a main memory, comprising a plurality of memory banks, in a multi-processor system, the cache directory, comprising a plurality of sections each including a plurality of bits, the system comprising:

an input module ~~for receiving~~ configured to receive a write request address by the cache directory from another processor, wherein the bits of each section in the cache directory are divided into a plurality of parts;

a bank selector module ~~for determining~~ configured to determine from the write request address, a memory bank of the plurality of memory banks;

a switch ~~for selecting~~ configured to select a section of the plurality of sections associated with the memory bank; and

a comparison module ~~for searching~~ configured to search the section for the write request address using the plurality of parts.

25. (new) A method for searching a cache directory used in maintaining coherence among caches in a multiprocessor system, the method comprising:

partitioning the cache directory into a plurality of parts, wherein each part of the plurality of parts is searched concurrently with another part of the plurality of parts;

partitioning a plurality of requests to the cache directory into a plurality of sub-requests, wherein each sub-request corresponds to a part of the plurality of parts; and

searching in parallel, each part using an associated sub-request;

wherein a sub-request of the plurality of sub-requests comprises the even bits of the request.

26. (new) A method for searching a cache directory used in maintaining coherence among caches in a multiprocessor system, the method comprising:

partitioning the cache directory into a plurality of parts, wherein each part of the plurality of parts is searched concurrently with another part of the plurality of parts;

partitioning a plurality of requests to the cache directory into a plurality of sub-requests, wherein each sub-request corresponds to a part of the plurality of parts; and

searching in parallel, each part using an associated sub-request;

wherein a part of the plurality of parts has entries which are an odd entries in the cache directory.

A₁
27. (new) A cache directory configuration system for maintaining coherence between a plurality of caches, wherein each cache comprises a copy of a section of said main memory, said system comprising:

a cache directory, comprising copies of address tags stored in said plurality of caches, wherein said cache directory is divided into a plurality of parts;

a plurality of units for processing a plurality of search requests concurrently using said plurality of parts;

a selector module for partitioning a search address tag associated with said search request into a plurality of sections; and

a first comparison module, responsive to said search request, for determining if a first section of said plurality of sections matches an entry in a first part of said plurality of parts and when no match is indicated for any entry in said first part, returning a result.

28. (new) The cache directory configuration system of claim 27, further comprising:

when a match is indicated for any entry in said first part, a second comparison module for determining if a second section of said plurality of sections matches an entry in a second part of said plurality of parts.

29. (new) A cache directory configuration system for maintaining coherence between a plurality of caches, wherein each cache comprises a copy of a section of said main memory, said system comprising:

a cache directory, comprising copies of address tags stored in said plurality of caches, wherein said cache directory is divided into a plurality of parts;

a plurality of units for processing a plurality of search requests concurrently using said plurality of parts; and

a comparison module, responsive to a search request of said plurality of search requests, for determining if said search request matches any entry in a part of said plurality of parts, and when a match is indicated, returning a result.